Journal of Low Power Electronics
Journal of Low Power Electronics is a journal indexed in SJR in Electrical and Electronic Engineering with an H index of 17. It has an SJR impact factor of 0,112 and it has a best quartile of Q4. It has an SJR impact factor of 0,112.
Metrics
Scimago and CountryOfPapers database fields
SJR Impact
0,112
H-index
17
Docs (year)
0
Docs 3y
40
Total refs
0
Cites 3y
9
Citable 3y
38
Cites/Doc 2y
0
Ref/Doc
0.0
Immediate OA
—
Embargoed OA
NPD
Non OA / Submission
—
Name good journals. Call out predatory ones.
Share what peer review, fees, and timelines were really like. Praise fair editors. Flag APC traps, fake metrics, or spam solicitations — with facts from your submission.
Researcher reviews
Best articles by citations
A Scan Controller Concept for Low Power Scan Tests
View moreWARM SRAM: A Novel Scheme to Reduce Static Leakage Energy in SRAM Arrays
View moreAsynchronous Parallel Platforms with Balanced Performance and Energy
View moreAsymmetric Underlap Dual Material Gate DG-FET for Low Power Analog/RF Applications
View moreAn Ultra-Low Power Data Aggregation System for Wireless Micro Sensor Networks
View moreAn Ultra-Low Power CMOS Temperature Sensor for Passive RFID Application
View moreAn Effective Combinatorial Algorithm for Gate-Level Threshold Voltage Assignment
View moreAn Alternate Approach to Buffer Insertion for Delay and Power Reduction in VLSI Interconnects
View moreAn Advanced Low Power and Versatile CMOS Current Driver for Multi-Electrode Cochlear Implant Microstimulator
View moreAddressing Productivity Challenges in Domain-Specific Reconfigurable Platforms: A Case Study on Extended Kalman Filter-Based Motor Control
View moreAb-Initio Modeling of Effect of Boron and Phosphorus Doping in CoFe/MgO Magnetic Tunnel Junctions
View moreA Technology Based Complexity Model for Reversible Cuccaro Ripple-Carry Adder
View moreA Special Issue on 23rd IEEE International Conference on VLSI Design, Bangalore, India, 3-7 January 2010
View moreA Binary Decision Diagram Structure for Probabilistic Switching Activity Estimation
View moreA Power-Aware Placement and Routing Algorithm Targeting 3D FPGAs
View moreA Novel Threshold Voltage Assignment for 3D Multicore Designs
View moreA Novel Low Power Three-Input OR/XNOR Gate Design
View moreA Novel Integrated Circuit Design Methodology Using Dynamic Library Concept with Reduced Non-Recurring Engineering Cost and Time-to-Market
View moreA Multi-Processing Systems-on-Chip Native Simulation Framework for Power and Thermal-Aware Design
View moreA Modular Design to Synthesize Symmetric Functions Using Quantum Quaternary Logic
View moreA Low Power Differential Cascode Voltage Switch with Pass Gate Pulsed Latch for Viterbi Decoder
View moreA Four-Transistor Level Converter for Dual-Voltage Low-Power Design
View moreA Dynamic Power Estimation Method for System on Chip Designs
View moreA Compact Two Dimensional Analytical Modeling of Nanoscale Fully Depleted Dual Material Gate Strained SOI/SON MOSFETs for Subdued SCEs
View more