Journal of Signal Processing Systems
Journal of Signal Processing Systems is a journal indexed in SJR in Modeling and Simulation and Information Systems with an H index of 61. It has a price of 2290 €. It has an SJR impact factor of 0,489 and it has a best quartile of Q2. It is published in English. It has an SJR impact factor of 0,489.
Metrics
Scimago and CountryOfPapers database fields
SJR Impact
0,489
H-index
61
Docs (year)
47
Docs 3y
322
Total refs
1711
Cites 3y
817
Citable 3y
307
Cites/Doc 2y
2.53
Ref/Doc
36.4
Immediate OA
2290 €
Embargoed OA
NPD
Non OA / Submission
0 €
Name good journals. Call out predatory ones.
Share what peer review, fees, and timelines were really like. Praise fair editors. Flag APC traps, fake metrics, or spam solicitations — with facts from your submission.
Researcher reviews
Best articles by citations
An Authentication Technique for Image/Legal Document (ATILD)
View moreZero-Power Defense Done Right: Shielding IMDs from Battery-Depletion Attacks
View moreCombining Coarse-Grained Software Pipelining with DVS for Scheduling Real-Time Periodic Dependent Tasks on Multi-Core Embedded Systems
View moreCharacterisation of Signal Modality: Exploiting Signal Nonlinearity in Machine Learning and Signal Processing
View moreCamera Exposure Determination Based on a Psychometric Quality Model
View moreBioinspired Parallel Algorithms for Maximum Clique Problem on FPGA Architectures
View moreBasis-Based Speaker Adaptation Using Partitioned HMM Mean Parameters of Training Speaker Models
View moreAutomatic Assessment of Pathological Voice Quality Using Multidimensional Acoustic Analysis Based on the GRBAS Scale
View moreAutomated Mapping of the MapReduce Pattern onto Parallel Computing Platforms
View moreArchitecture Considerations for Multi-Format Programmable Video Processors
View moreAn Energy-Efficient Reconfigurable ASIP Supporting Multi-mode MIMO Detection
View moreAn Efficient Delayless Sub-band Filtering for Adaptive Feedback Compensation in Hearing Aid
View moreAn Efficient Architecture for Sequential Monte Carlo Receivers in Wireless Flat-Fading Channels
View more1080p 60 Hz Intra-Frame Video CODEC Chip Design and Its Implementation
View moreAn Architecture for Programmable Multi-core IP Accelerated Platform with an Advanced Application of H.264 Codec Implementation
View moreAn Affinity-Based Algorithm in Nonsubsampled Contourlet Transform Domain: Application to Synthetic Aperture Radar Image Denoising
View moreA Systematic Design Space Exploration of MPSoC Based on Synchronous Data Flow Specification
View moreA Safari Through the MPSoC Run-Time Management Jungle
View moreA Novel Redundant Binary Number to Natural Binary Number Converter
View moreA Novel Design of Software System on Chip for Embedded System
View moreA Multi-core Architecture Based Parallel Framework for H.264/AVC Deblocking Filters
View moreA Live Migration Algorithm for Containers Based on Resource Locality
View moreA High Throughput Configurable SDR Detector for Multi-user MIMO Wireless Systems
View moreA Fast H.264 Intra Frame Encoder with Serialized Execution of 4?o4 and 16?o16 Predictions and Early Termination
View more