Journal list Promote Sponsor
verified SJR 0,496 · Q2 • database Scopus / SJR & Web of Science indexed
IEEE Computer Architecture Letters
United States · Institute of Electrical and...
workspace_premium Q2 — Hardware and Architecture lock Subscription

IEEE Computer Architecture Letters

IEEE Computer Architecture Letters is a journal indexed in SJR in Hardware and Architecture with an H index of 42. It has an SJR impact factor of 0,496 and it has a best quartile of Q2. It has an SJR impact factor of 0,496.

ISSN: 1556-6056
Publisher: Institute of Electrical and Electronics Engineers Inc.
Category: Hardware and Architecture
Indexation: verifiedScopus / SJR verifiedWeb of Science
open_in_new Portal NPD menu_book Guidelines NPD
schedule CountryOfPapers database fields
SJR Impact Factor trending_up
0,496 Q2
H-index 42
Acceptance rate pie_chart
34%
Source Acceptance_Rate
Time to publication hourglass_top
NPD
Field NPD
Publication cost (APC) payments
NPD Subscription
Non-OA path NPD

Metrics

Scimago and CountryOfPapers database fields

Scopus / SJR Web of Science

SJR Impact

0,496

H-index

42

Docs (year)

64

Docs 3y

132

Total refs

830

Cites 3y

236

Citable 3y

132

Cites/Doc 2y

1.88

Ref/Doc

12.97

Immediate OA

—

Embargoed OA

NPD

Non OA / Submission

—

shield Researcher voice

Name good journals. Call out predatory ones.

Share what peer review, fees, and timelines were really like. Praise fair editors. Flag APC traps, fake metrics, or spam solicitations — with facts from your submission.

Fair & fast peer review Clear APC / no surprise fees Suspected predatory Fake impact claims
rate_review Write an honest review

Researcher reviews

sentiment_dissatisfied No reviews yet — be the first to share an honest experience.
User
* Only to validate authenticity — identity is not shown publicly.

Best articles by citations

Asymmetric Resilience for Accelerator-Rich Systems

View more

Weighted Random Routing on Torus Networks

View more

Cyclic Power-Gating as an Alternative to Voltage and Frequency Scaling

View more

Covert Channels on GPGPUs

View more

Corollaries to Amdahl's Law for Energy

View more

Constrained Energy Optimizationin Heterogeneous Platforms UsingGeneralized Scaling Models

View more

Cloud Server Benchmark Suite for Evaluating New Hardware Architectures

View more

CIM: A Reliable Metric for Evaluating Program Phase Classifications

View more

Cache Calculus: Modeling Caches through Differential Equations

View more

Brutus: Refuting the Security Claims of the Cache Timing Randomization Countermeasure Proposed in CEASER

View more

Branch Misprediction Prediction: Complementary Branch Predictors

View more

Balanced Instruction Cache: Reducing Conflict Misses of Direct-Mapped Caches through Balanced Subarray Accesses

View more
SHOW MORE ARTICLES

Atomic Streaming: A Framework of On-Chip Data Supply System for Task-Parallel MPSoCs

View more

A Building Block for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy

View more

ARCE: Towards Code Pointer Integrity on Embedded Processors Using Architecture-Assisted Run-Time Metadata Management

View more

An Overview of Static Pipelining

View more

An Efficient, Practical Parallelization Methodology for Multicore Architecture Simulation

View more

AligneR: A Process-in-Memory Architecture for Short Read Alignment in ReRAMs

View more

Adopting System Call Based Address Translation into User-Level Communication

View more

Accelerator Memory Reuse in the Dark Silicon Era

View more

A Sufficient Condition for Deadlock-Free Adaptive Routing in Mesh Networks

View more

A Performance-Energy Model to Evaluate Single Thread Execution Acceleration

View more

A Page-based Hybrid (Software-Hardware) Dynamic Memory Allocator

View more

A Novel Parallel Deadlock Detection Algorithm and Hardware for Multiprocessor System-on-a-Chip

View more

FAQs