IEEE Computer Architecture Letters
IEEE Computer Architecture Letters is a journal indexed in SJR in Hardware and Architecture with an H index of 42. It has an SJR impact factor of 0,496 and it has a best quartile of Q2. It has an SJR impact factor of 0,496.
Metrics
Scimago and CountryOfPapers database fields
SJR Impact
0,496
H-index
42
Docs (year)
64
Docs 3y
132
Total refs
830
Cites 3y
236
Citable 3y
132
Cites/Doc 2y
1.88
Ref/Doc
12.97
Immediate OA
—
Embargoed OA
NPD
Non OA / Submission
—
Name good journals. Call out predatory ones.
Share what peer review, fees, and timelines were really like. Praise fair editors. Flag APC traps, fake metrics, or spam solicitations — with facts from your submission.
Researcher reviews
Best articles by citations
Asymmetric Resilience for Accelerator-Rich Systems
View moreWeighted Random Routing on Torus Networks
View moreCyclic Power-Gating as an Alternative to Voltage and Frequency Scaling
View moreCovert Channels on GPGPUs
View moreCorollaries to Amdahl's Law for Energy
View moreConstrained Energy Optimizationin Heterogeneous Platforms UsingGeneralized Scaling Models
View moreCloud Server Benchmark Suite for Evaluating New Hardware Architectures
View moreCIM: A Reliable Metric for Evaluating Program Phase Classifications
View moreCache Calculus: Modeling Caches through Differential Equations
View moreBrutus: Refuting the Security Claims of the Cache Timing Randomization Countermeasure Proposed in CEASER
View moreBranch Misprediction Prediction: Complementary Branch Predictors
View moreBalanced Instruction Cache: Reducing Conflict Misses of Direct-Mapped Caches through Balanced Subarray Accesses
View moreAtomic Streaming: A Framework of On-Chip Data Supply System for Task-Parallel MPSoCs
View moreA Building Block for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy
View moreARCE: Towards Code Pointer Integrity on Embedded Processors Using Architecture-Assisted Run-Time Metadata Management
View moreAn Overview of Static Pipelining
View moreAn Efficient, Practical Parallelization Methodology for Multicore Architecture Simulation
View moreAligneR: A Process-in-Memory Architecture for Short Read Alignment in ReRAMs
View moreAdopting System Call Based Address Translation into User-Level Communication
View moreAccelerator Memory Reuse in the Dark Silicon Era
View moreA Sufficient Condition for Deadlock-Free Adaptive Routing in Mesh Networks
View moreA Performance-Energy Model to Evaluate Single Thread Execution Acceleration
View moreA Page-based Hybrid (Software-Hardware) Dynamic Memory Allocator
View moreA Novel Parallel Deadlock Detection Algorithm and Hardware for Multiprocessor System-on-a-Chip
View more