ISSN: 1549-8328

Journal Home

Journal Guideline

IEEE Transactions on Circuits and Systems I: Regular Papers Q1 Unclaimed

Institute of Electrical and Electronics Engineers Inc. United States

Unfortunately this journal has not been claimed yet. For this reason, some information may be unavailable.

IEEE Transactions on Circuits and Systems I: Regular Papers is a journal indexed in SJR in Electrical and Electronic Engineering with an H index of 163. It has an SJR impact factor of 0,861 and it has a best quartile of Q1. It has an SJR impact factor of 0,861.

IEEE Transactions on Circuits and Systems I: Regular Papers focuses its scope in these topics and keywords: applicationsa, wideband, circuits, power, frequency, current, demodulator, descent, cordic, electrochemical, ...

Type: Journal

Type of Copyright:

Languages:

Open Access Policy:

Type of publications:

Publication frecuency: -

Categories: Electrical and Electronic Engineering (Q1)

Price

- €

Inmediate OA

NPD

Embargoed OA

- €

Non OA

Metrics

IEEE Transactions on Circuits and Systems I: Regular Papers

0,861

SJR Impact factor

163

H Index

481

Total Docs (Last Year)

1062

Total Docs (3 years)

16172

Total Refs

4525

Total Cites (3 years)

1051

Citable Docs (3 years)

4,21

Cites/Doc (2 years)

33,62

Ref/Doc

Other journals with similar parameters

Nature Electronics Q1
IEEE Communications Surveys and Tutorials Q1
Nano Energy Q1
Nano-Micro Letters Q1
IEEE Transactions on Automatic Control Q1

Compare this journals

Aims and Scope

Best articles by citations

A Deep Investigation of the Synchronization Mechanisms in LC-CMOS Frequency Dividers

Theory of Flying-Adder Frequency Synthesizers - Part II: Time- and Frequency-Domain Properties of the Output Signal

Load Effect Analysis and Maximum Power Transfer Tracking of CPT System

Event-Based Control for Network Systems via Integral Quadratic Constraints

Jitter Suppression Techniques for High-Speed Sample-and-Hold Circuits

Bulkyflip: A NAND-SPIN-Based Last-Level Cache With Bandwidth-Oriented Write Management Policy

3-D Nanoarchitectures With Carbon Nanotube Mechanical Switches for Future On-Chip Network Beyond CMOS Architecture

Frequency-Response Masking-Based Design of Nearly Perfect-Reconstruction Two-Channel FIR Filterbanks With Rational Sampling Factors

Scheduled-Step-Size Affine Projection Algorithm

CMOS-Photonics Codesign of an Integrated DAC-Less PAM-4 Silicon Photonic Transmitter

"Reply to ""Comments on Avoiding the Gain-Bandwidth Trade Off in Feedback Amplifiers"

A Fast Polar Code List Decoder Architecture Based on Sphere Decoding

SHOW MORE ARTICLES

Leveraging Independent Double-Gate FinFET Devices for Machine Learning Classification

Distributed LC Resonant Clock Grid Synthesis

Dynamic NBTI Management Using a 45 nm Multi-Degradation Sensor

Notes on the State Space Realizations of Rational Order Transfer Functions

Efficient Configurable Decoder Architecture for Nonbinary Quasi-Cyclic LDPC Codes

Robust, Low-Complexity, and Energy Efficient Downlink Baseband Receiver Design for MB-OFDM UWB System

Comments on "Avoiding the Gain-Bandwidth Trade Off in Feedback Amplifiers"

Comments on "Chaotic Characteristics Analysis and Circuit Implementation for a Fractional-Order System"

HAPL: Heterogeneous Array of Programmable Logic Using Selective Mask Patterning

Single Underwater Image Restoration Using Adaptive Attenuation-Curve Prior

Systematic Design of Large-Scale Multiport Decoupling Networks

Reference Calibration of Body-Voltage Sensing Circuit for High-Speed STT-RAMs

Comments

No comments ... Be the first to comment!

Publication speed *

Review quality *

Edition and editorial team *

Institutional email or ORCID *

* The email or ORCID field is only to validate the authenticity of the comment, the identity will not be public. .