IEEE Transactions on Circuits and Systems I: Regular Papers
IEEE Transactions on Circuits and Systems I: Regular Papers is a journal indexed in SJR in Electrical and Electronic Engineering with an H index of 188. It has an SJR impact factor of 1,734 and it has a best quartile of Q1. It has an SJR impact factor of 1,734.
IEEE Transactions on Circuits and Systems I: Regular Papers focuses its scope in these topics and keywords: power, frequency, wideband, applicationsa, circuits, bitflipping, acquisition, coherent, constant, flexible, ...
Metrics
Scimago and CountryOfPapers database fields
SJR Impact
1,734
H-index
188
Docs (year)
675
Docs 3y
1341
Total refs
25170
Cites 3y
9284
Citable 3y
1326
Cites/Doc 2y
6.31
Ref/Doc
37.29
Immediate OA
—
Embargoed OA
NPD
Non OA / Submission
—
Name good journals. Call out predatory ones.
Share what peer review, fees, and timelines were really like. Praise fair editors. Flag APC traps, fake metrics, or spam solicitations — with facts from your submission.
Researcher reviews
Best articles by citations
Leveraging Independent Double-Gate FinFET Devices for Machine Learning Classification
View moreUsing Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash Memory
View moreTheory and Algorithms for Pulse Signal Processing
View moreTheoretical Foundations of Memristor Cellular Nonlinear Networks: A DRM2-Based Method to Design Memcomputers With Dynamic Memristors
View moreSystematic Design of Large-Scale Multiport Decoupling Networks
View moreSub-2-ps, Static Phase Error Calibration Technique Incorporating Measurement Uncertainty Cancellation for Multi-Gigahertz Time-Interleaved T/H Circuits
View moreTheory of Flying-Adder Frequency Synthesizers - Part II: Time- and Frequency-Domain Properties of the Output Signal
View moreOptimal Tracking Performance Limitation of Networked Control Systems With Limited Bandwidth and Additive Colored White Gaussian Noise
View moreOn the Noise Optimization of CMOS Common-Source Low-Noise Amplifiers
View moreNotes on the State Space Realizations of Rational Order Transfer Functions
View moreLow-Latency Successive-Cancellation Polar Decoder Architectures Using 2-Bit Decoding
View moreLoad Effect Analysis and Maximum Power Transfer Tracking of CPT System
View morePinning Complex Delayed Dynamical Networks by a Single Impulsive Controller
View moreLattice-Based Cryptoprocessor for CCA-Secure Identity-Based Encryption
View moreLag Quasi-Synchronization of Coupled Delayed Systems With Parameter Mismatch
View moreJitter Suppression Techniques for High-Speed Sample-and-Hold Circuits
View moreIterative Gain Enhancement in an Algorithmic ADC
View moreImproving Digital-to-Analog Converter Linearity by Large High-Frequency Dithering
View moreImpacts of NBTI/PBTI on Timing Control Circuits and Degradation Tolerant Design in Nanoscale CMOS SRAM
View moreIMAC: In-Memory Multi-Bit Multiplication and ACcumulation in 6T SRAM Array
View moreHigh-Gain Operational Transconductance Amplifiers in a Printed Complementary Organic TFT Technology on Flexible Foil
View moreHAPL: Heterogeneous Array of Programmable Logic Using Selective Mask Patterning
View moreFully Integrated CMOS EME-Suppressing Current Regulator for Automotive Electronics
View moreFrequency-Response Masking-Based Design of Nearly Perfect-Reconstruction Two-Channel FIR Filterbanks With Rational Sampling Factors
View more