ISSN: 1549-8328

Journal Home

Journal Guideline

IEEE Transactions on Circuits and Systems I: Regular Papers Q1 Unclaimed

Institute of Electrical and Electronics Engineers Inc. United States

Unfortunately this journal has not been claimed yet. For this reason, some information may be unavailable.

IEEE Transactions on Circuits and Systems I: Regular Papers is a journal indexed in SJR in Electrical and Electronic Engineering with an H index of 157. It has an SJR impact factor of 1,038 and it has a best quartile of Q1.

Type: Journal

Type of Copyright:

Languages:

Open Access Policy:

Type of publications:

Publication frecuency: -

Categories: Electrical and Electronic Engineering (Q1)

Price

- €

Gold OA

-

Green OA

- €

Non OA

Metrics

IEEE Transactions on Circuits and Systems I: Regular Papers

1,038

SJR Impact factor

157

H Index

412

Total Docs (Last Year)

872

Total Docs (3 years)

13326

Total Refs

3630

Total Cites (3 years)

862

Citable Docs (3 years)

4,15

Cites/Doc (2 years)

32,34

Ref/Doc

Aims and Scope

Other journals with similar parameters

Nano Futures Q1
Nano Futures Q1
Nature Electronics Q1
Nature Electronics Q1
IEEE Communications Surveys and Tutorials Q1

Best articles

"Reply to ""Comments on Avoiding the Gain-Bandwidth Trade Off in Feedback Amplifiers"

3-D Nanoarchitectures With Carbon Nanotube Mechanical Switches for Future On-Chip Network Beyond CMOS Architecture

A 1.3 mW low-IF, current-reuse, and current-bleeding RF front-end for the MICS band with sensitivity of -97 dbm

A 12-Bit 100-MS/s Pipelined-SAR ADC With PVT-Insensitive and Gain-Folding Dynamic Amplifier

A 12.77-MHz 31 ppm/ºC On-Chip RC Relaxation Oscillator With Digital Compensation Technique

A Deep Investigation of the Synchronization Mechanisms in LC-CMOS Frequency Dividers

A Fast Polar Code List Decoder Architecture Based on Sphere Decoding

A Fully Integrated Low-Dropout Regulator With Differentiator-Based Active Zero Compensation

A High-Sensitivity and Low-Walk Error LADAR Receiver for Military Application

A Low Power Real-time On-Chip Power Sensor in 45-nm SOI

A Low-Cost VLSI Architecture for Robust Distributed Estimation in Wireless Sensor Networks

A Nanopower Biopotential Lowpass Filter Using Subthreshold Current-Reuse Biquads With Bulk Effect Self-Neutralization

SHOW MORE ARTICLES

A Resistive RAM-Based FPGA Architecture Equipped With Efficient Programming Circuitry

A Subthreshold Buffer-Based Biquadratic Cell and its Application to Biopotential Filter Design

A Wide Dynamic Range CMOS Laser Radar Receiver With a Time-Domain Walk Error Compensation Scheme

An Analog Front-End Chip With Self-Calibrated Input Impedance for Monitoring of Biosignals via Dry Electrode-Skin Interfaces

An Integrated, Software-Defined FDD Transceiver: Distributed Duplexing Theory and Operation

Analog Circuit Design Using Tunnel-FETs

Analysis of Communication Network Performance From a Complex Network Perspective

Analysis of PWM Z-Source DC-DC Converter in CCM for Steady State

Bulkyflip: A NAND-SPIN-Based Last-Level Cache With Bandwidth-Oriented Write Management Policy

CMOS-Photonics Codesign of an Integrated DAC-Less PAM-4 Silicon Photonic Transmitter

Comments on "Avoiding the Gain-Bandwidth Trade Off in Feedback Amplifiers"

Comments on "Chaotic Characteristics Analysis and Circuit Implementation for a Fractional-Order System"

Comments

No comments ... Be the first to comment!

Publication speed

Review quality

Edition and editorial team

Paper Link

Attach one of your papers. We need to confirm that you have had a relation with this journal in order to review its service.