IEEE Transactions on Computers
IEEE Transactions on Computers is a journal indexed in SJR in Software and Computational Theory and Mathematics with an H index of 145. It has an SJR impact factor of 1,156 and it has a best quartile of Q1. It is published in English. It has an SJR impact factor of 1,156.
IEEE Transactions on Computers focuses its scope in these topics and keywords: digital, interconnection, patternsensitive, matrix, performance, simple, systemsa, memory, n, highspeed, ...
Unclaimed profile — some fields may be incomplete.
Metrics
Campos Scimago / CoP — sin series inventadas
SJR Impact
1,156
H-index
145
Docs (year)
257
Docs 3y
709
Total refs
10038
Cites 3y
3256
Citable 3y
702
Cites/Doc 2y
4.42
Ref/Doc
39.06
Immediate OA
—
Embargoed OA
NPD
Non OA / Submission
—
Name good journals. Call out predatory ones.
Share what peer review, fees, and timelines were really like. Praise fair editors. Flag APC traps, fake metrics, or spam solicitations — with facts from your submission.
Researcher reviews
Best articles by citations
Algorithmic mapping of neural network models onto parallel SIMD machines
View moreZero-aliasing space compaction of test responses using a single periodic output
View moreComposable proxy services to support collaboration on the mobile internet
View moreCombining Crypto with Biometrics Effectively
View moreClass-based decompressor design for compressed instruction memory in embedded processors
View moreCarry-save representation is shift-unsafe: the problem and its solution
View moreArea-time efficient sign detection technique for binary signed-digit number system
View moreAnalysis of Reliability Dynamics of SSD RAID
View moreAn Optimal Algorithm for Determining the Visibility of a Polygon from an Edge
View moreAn efficient multipolling mechanism for IEEE 802.11 wireless LANs
View moreAn effective pixel rasterization pipeline architecture for 3d rendering processors
View moreAn Analytical Model for Performance and Lifetime Estimation of Hybrid DRAM-NVM Main Memories
View moreAn analysis of cache performance of multimedia applications
View more"Addendum to ""voltage-clock-scaling adaptive scheduling techniques for low power in hard real-time systems"
View moreA Pattern Generation Technique for Maximizing Switching Supply Currents Considering Gate Delays
View moreA new scheme for reducing link and signaling costs in mobile ip
View moreA new approach to fault-tolerant wormhole routing for mesh-connected parallel computers
View moreA mobile agent-based advanced service architecture for wireless internet telephony: design, implementation, and evaluation
View moreA geometric theorem for network design
View moreA Fully-Pipelined Hardware Design for Gaussian Mixture Models
View moreA cost-effective pipelined divider with a small lookup table
View moreA class of code compression schemes for reducing power consumption in embedded microprocessor systems
View moreA BIST pattern generator design for near-perfect fault coverage
View moreA BDD-based algorithm for analysis of multistate systems with multistate components
View more