ISSN: 1063-8210

Journal Home

Journal Guideline

IEEE Transactions on Very Large Scale Integration (VLSI) Systems Q1 Unclaimed

Institute of Electrical and Electronics Engineers Inc. United States

Unfortunately this journal has not been claimed yet. For this reason, some information may be unavailable.

IEEE Transactions on Very Large Scale Integration (VLSI) Systems is a journal indexed in SJR in Software and Electrical and Electronic Engineering with an H index of 109. It has an SJR impact factor of 0.834 and it has a best quartile of Q1. It is published in English. It has an SJR impact factor of 0.834.

IEEE Transactions on Very Large Scale Integration (VLSI) Systems focuses its scope in these topics and keywords: cmos, noise, power, active, faults, currentsa, cryptosystemselftimed, design, deskewing, detectability, ...

Type: Journal

Type of Copyright:

Languages: English

Open Access Policy:

Type of publications:

Publication frecuency: -

Categories: Electrical and Electronic Engineering (Q1) Hardware and Architecture (Q2) Software (Q2)

Price

- €

Inmediate OA

NPD

Embargoed OA

- €

Non OA

Metrics

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

0.834

SJR Impact factor

109

H Index

194

Total Docs (Last Year)

792

Total Docs (3 years)

5614

Total Refs

2547

Total Cites (3 years)

785

Citable Docs (3 years)

3.26

Cites/Doc (2 years)

28.94

Ref/Doc

Comments

No comments ... Be the first to comment!

Publication speed *

Review quality *

Edition and editorial team *

Institutional email or ORCID *

* The email or ORCID field is only to validate the authenticity of the comment, the identity will not be public. .

Other journals with similar parameters

IEEE Transactions on Pattern Analysis and Machine Intelligence Q1
International Journal of Computer Vision Q1
IEEE Transactions on Evolutionary Computation Q1
IEEE Network Q1
Information Fusion Q1

Compare this journals

Aims and Scope

Best articles by citations

Object-oriented domain specific compilers for programming FPGAs

Fine-grained and coarse-grained behavioral partitioning with effective utilization of memory and design space exploration for multi-FPGA architectures

Least-square estimation of average power in digital CMOS circuits

Fast floorplanning for effective prediction and construction

Effective Radii of On-Chip Decoupling Capacitors

Locally clocked pipelines and dynamic logic

Unifying mesh- and tree-based programmable interconnect

Using Lifetime-Aware Progressive Programming to Improve SLC NAND Flash Memory Write Endurance

Power-optimal encoding for a DRAM address bus

Variable Resistance Spectrum Assignment in Phase Change Memory Systems

CPU Architecture Based on a Hardware Scheduler and Independent Pipeline Registers

A New Self-Healing Methodology for RF Amplifier Circuits Based on Oscillation Principles

SHOW MORE ARTICLES

Unifying simulation and execution in a design environment for FPGA systems

Design of synchronous and asynchronous variable-latency pipelined multipliers

Power estimation in adiabatic circuits: a simple and accurate model

Ant colony system application to macrocell overlap removal

Improving path delay testability of sequential circuits

A Robust Random Number Generator Based on a Differential Current-Mode Chaos

Efficient CODEC Designs for Crosstalk Avoidance Codes Based on Numeral Systems

Evaluation of energy consumption in RC ladder circuits driven by a ramp input

Quantitative study of the impact of design and synthesis options on processor core performance

BIST-based test and diagnosis of FPGA logic blocks

Empirical models for net-length probability distribution and applications

Duet: an accurate leakage estimation and optimization tool for dual-V/sub t/ circuits