IEEE Transactions on Very Large Scale Integration (VLSI) Systems
IEEE Transactions on Very Large Scale Integration (VLSI) Systems is a journal indexed in SJR in Software and Electrical and Electronic Engineering with an H index of 122. It has an SJR impact factor of 0,744 and it has a best quartile of Q2. It is published in English. It has an SJR impact factor of 0,744.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems focuses its scope in these topics and keywords: cmos, faults, active, power, noise, embedded, gain, gaussian, intradie, differential, ...
Metrics
Scimago and CountryOfPapers database fields
SJR Impact
0,744
H-index
122
Docs (year)
255
Docs 3y
585
Total refs
8148
Cites 3y
2291
Citable 3y
580
Cites/Doc 2y
3.84
Ref/Doc
31.95
Immediate OA
—
Embargoed OA
NPD
Non OA / Submission
—
Name good journals. Call out predatory ones.
Share what peer review, fees, and timelines were really like. Praise fair editors. Flag APC traps, fake metrics, or spam solicitations — with facts from your submission.
Researcher reviews
Best articles by citations
A Robust Random Number Generator Based on a Differential Current-Mode Chaos
View moreVector-Matrix Multiply and Winner-Take-All as an Analog Classifier
View moreBIST-based test and diagnosis of FPGA logic blocks
View moreATPG for combinational circuits on configurable hardware
View moreAssessment of on-chip wire-length distribution models
View moreArea-Efficient Asynchronous Multilevel Single-Track Pipeline Template
View moreArchitecture and design of NX-2700: a programmable single-chip HDTV all-format-decode-and-display processor
View moreApplication of instruction analysis/scheduling techniques to resource allocation of superscalar processors
View moreAnt colony system application to macrocell overlap removal
View moreAnalysis of dual-V/sub T/ SRAM cells with full-swing single-ended bit line sensing for on-chip cache
View moreAn on-chip march pattern generator for testing embedded memory cores
View moreAn efficient DMT modem for the G.LITE ADSL transceiver
View moreAn asynchronous ternary logic signaling system
View more1.2-V Analog Interface for a 300-MSps HD Video Digitizer in Core 65-nm CMOS
View moreA physical design tool for built-in self-repairable RAMs
View moreA partitioning algorithm for technoiogy-mapped designs on single-chip emulation systems
View moreA Novel Programmable Parallel CRC Circuit
View moreA New Self-Healing Methodology for RF Amplifier Circuits Based on Oscillation Principles
View moreA low-power high-speed class-AB buffer amplifier for flat-panel-display application
View moreA low power scheduling scheme with resources operating at multiple voltages
View moreA High-Accuracy Programmable Pulse Generator With a 10-ps Timing Resolution
View moreA hardware cost minimized fast Phong shader
View moreA game theoretic approach for power optimization during behavioral synthesis
View moreA clock interconnect extractor for multigigahertz frequencies incorporating inductance effect
View more