ISSN: 0167-9260

Journal Home

Journal Guideline

Integration, the VLSI Journal Q3 Unclaimed

Elsevier B.V. Netherlands

Unfortunately this journal has not been claimed yet. For this reason, some information may be unavailable.

Integration, the VLSI Journal is a journal indexed in SJR in Software and Electrical and Electronic Engineering with an H index of 46. It has an SJR impact factor of 0,3 and it has a best quartile of Q3. It is published in English. It has an SJR impact factor of 0,3.

Type: Journal

Type of Copyright:

Languages: English

Open Access Policy:

Type of publications:

Publication frecuency: -

Categories: Electrical and Electronic Engineering (Q3) Hardware and Architecture (Q3) Software (Q3)

Price

- €

Inmediate OA

NPD

Embargoed OA

- €

Non OA

Metrics

0,3

SJR Impact factor

46

H Index

154

Total Docs (Last Year)

297

Total Docs (3 years)

5511

Total Refs

691

Total Cites (3 years)

296

Citable Docs (3 years)

2.55

Cites/Doc (2 years)

35.79

Ref/Doc

Comments

No comments ... Be the first to comment!

Publication speed *

Review quality *

Edition and editorial team *

Institutional email or ORCID *

* The email or ORCID field is only to validate the authenticity of the comment, the identity will not be public. .

Other journals with similar parameters

Formal Aspects of Computing Q3
Journal of Experimental and Theoretical Artificial Intelligence Q3
Journal of Functional Programming Q3
Journal of Intelligent Systems Q3
International Journal of Innovative Computing, Information and Control Q3

Compare this journals

Aims and Scope

Best articles by citations

Frequency-dependent mutual resistance and inductance formulas for coupled IC interconnects on an Si-SiO2 substrate

A graph theoretic approach to feed-through pin assignment

A real-time systolic integer multiplier

Factored spherical subspace tracking

How good are slicing floorplans?

High-speed redundant reciprocal approximation

Modelling, analysis and synthesis of asynchronous control circuits using Petri nets

Generating new benchmark designs using a multi-terminal net model

A BDD-based verification method for large synthesized circuits

A non-iterative gate resizing algorithm for high reduction in power consumption

Systolic algorithms for solving a sparse system of linear equations in circuit simulation

Boolean function representation and spectral characterization using AND/OR graphs

SHOW MORE ARTICLES

Authors' reply to "A note on architectures for large-capacity CAMs"

Bounds, designs and layouts for multi-terminal FPIC architectures

Mirroring: a technique for pipelining semi-systolic and systolic arrays

Routability-constrained multi-bit flip-flop construction for clock power reduction

Joint channel estimation and data detection under fading on reconfigurable fabric

Assignment and allocation of highly testable data paths under scan optimization

Modeling and designing silicon thin-film inductors and transformers using HSPICE for RFIC applications

Serial diagnostic fault simulation for synchronous sequential circuits

Communication code generation in systems of affine recurrence equations

New approach to design for reusability of arithmetic cores in systems-on-chip

A new approach for the design of linear systolic arrays for computing third-order cumulants

A modified noising algorithm for the graph partitioning problem