verified SJR 0,462 · Q2 • database Scopus / SJR & Web of Science indexed

Netherlands · Elsevier B.V.

workspace_premium Q2 — Software lock Subscription

Integration, the VLSI Journal

Integration, the VLSI Journal is a journal indexed in SJR in Software and Electrical and Electronic Engineering with an H index of 50. It has an SJR impact factor of 0,462 and it has a best quartile of Q2. It is published in English. It has an SJR impact factor of 0,462.

ISSN: 0167-9260

Publisher: Elsevier B.V.

Category: Software

Indexation: verifiedScopus / SJR verifiedWeb of Science

open_in_new Portal NPD menu_book Guidelines NPD

schedule CountryOfPapers database fields

SJR Impact Factor trending_up

0,462 Q2

H-index 50

Acceptance rate pie_chart

32%

Source Acceptance_Rate

Time to publication hourglass_top

NPD

Field NPD

Publication cost (APC) payments

NPD Subscription

Non-OA path NPD

Metrics

Scimago and CountryOfPapers database fields

Scopus / SJR Web of Science

SJR Impact

0,462

H-index

Docs (year)

137

Docs 3y

355

Total refs

4961

Cites 3y

1153

Citable 3y

354

Cites/Doc 2y

3.09

Ref/Doc

36.21

Immediate OA

—

Embargoed OA

NPD

Non OA / Submission

—

shield Researcher voice

Name good journals. Call out predatory ones.

Share what peer review, fees, and timelines were really like. Praise fair editors. Flag APC traps, fake metrics, or spam solicitations — with facts from your submission.

Fair & fast peer review Clear APC / no surprise fees Suspected predatory Fake impact claims

rate_review Write an honest review

Researcher reviews

sentiment_dissatisfied No reviews yet — be the first to share an honest experience.

Publication speed *

Review quality *

Edition and editorial team *

Institutional email or ORCID * * Only to validate authenticity — identity is not shown publicly.

Best articles by citations

A non-iterative gate resizing algorithm for high reduction in power consumption

VLSI architecture and implementation for FS1016 CELP decoder with reduced power and memory requirements

Accuracy and fidelity of fast net length estimates

A unified approach for scheduling and allocation

A timing-driven placement algorithm with the Elmore delay model for row-based VLSIs

A three-layer over-the-cell multi-channel router for a new cell model

A TCAD system for VLSI implementation of the CVD process using VHDL

A systolic algorithm for block-regularized RLS identification

A SPAD-based random number generator pixel based on the arrival time of photons

A real-time systolic integer multiplier

A PN-based approach to the high-level synthesis of digital systems

A parallel VLSI architecture of Kalman-filter-based algorithms for signal reconstruction

SHOW MORE ARTICLES

A note on architectures for large-capacity CAMs

A BDD-based verification method for large synthesized circuits

A new modeling technique for mixed-mode simulation of CMOS circuits

A new approach to the multiport memory allocation problem in data path synthesis

A new approach in feature interaction testing

A new approach for the design of linear systolic arrays for computing third-order cumulants

A modified noising algorithm for the graph partitioning problem

A modem in CMOS technology for data communication on the low-voltage power line

A graph theoretic approach to feed-through pin assignment

A dual precision IEEE floating-point multiplier

A dual basis bit-serial systolic multiplier for GF(2 )

A complete testing strategy based on interacting and hierarchical FSMs

FAQs

Integration, the VLSI Journal has an SJR of 0,462 (best quartile Q2) in the CountryOfPapers database.

Immediate OA APC is not available (NPD).

The acceptance rate recorded for Integration, the VLSI Journal is 32%.

Integration, the VLSI Journal

Metrics

Name good journals. Call out predatory ones.

Researcher reviews

Best articles by citations

FAQs

What is the SJR of Integration, the VLSI Journal?

What is the APC / publication cost?

What is the acceptance rate?