Default: VLSI Design

ISSN: 1065-514X

Journal Home

Journal Guideline

VLSI Design Q4 Unclaimed

Hindawi Publishing Corporation United States
Unfortunately this journal has not been claimed yet. For this reason, some information may be unavailable.

VLSI Design is a journal indexed in SJR in Electrical and Electronic Engineering and Hardware and Architecture with an H index of 25. It has a best quartile of Q4. It is published in English.

Type: Journal

Type of Copyright:

Languages: English

Open Access Policy:

Type of publications:

Publication frecuency: -

Metrics

VLSI Design

-

SJR Impact factor

25

H Index

0

Total Docs (Last Year)

6

Total Docs (3 years)

0

Total Refs

5

Total Cites (3 years)

6

Citable Docs (3 years)

0

Cites/Doc (2 years)

0.0

Ref/Doc

Comments

No comments ... Be the first to comment!



Best articles by citations

A Robust Low-Voltage On-Chip LDO Voltage Regulator in 180nm

View more

Computer-Aided Testing Systems: Evaluation and

View more

A Combined Coefficient Segmentation and Block Processing Algorithm for Low Power Implementation of FIR Digital Filters

View more

Energy Efficient Signaling in Deep-submicron Technology

View more

Power Efficient Hierarchical Scheduling for DSP Transformations

View more

Timing Analysis and Optimization for DSM IC - Guest Editorial

View more

Testability Synthesis for Jumping Carry Adders

View more

Maximizing Memory Data Reuse for Lower Power Motion Estimation

View more

Basic Algorithms for the Asynchronous Reconfigurable Mesh

View more

CMOS Delay and Power Model Equations for Simultaneous Transistor and Interconnect Wire Analysis and Optimization

View more

Partial Reset: An Alternative DFT Approach

View more

Building Rectangular Floorplans-A Graph

View more
SHOW MORE ARTICLES

Charge Pump Circuits for Low-voltage Applications

View more

Timing Challenges for Very Deep Sub-Micron (VDSM) IC

View more

Boolean Matching Filters Based on Row and Column Weights of Reed-Muller Polarity Coefficient Matrix

View more

Overlapped Subarray Segmentation: An Efficient Test

View more

Networks-On-Chip Based on Dynamic Wormhole Packet Identity Mapping Management

View more

Analysis and Design of Regular Structures for Robust

View more

Low-power Application-specific Parallel Array Multiplier Design for DSP Applications

View more

Accurate Coupling-centric Timing Analysis Incorporating Temporal and Functional Isolation

View more

Spectral Techniques and Decision Diagrams - Guest Editorial

View more

Spectral Testing of Digital Circuits

View more

Frequency Domain Kernel Estimation for 2nd-order Volterra Models Using Random Multi-tone Excitation

View more

On SPARC LEON-2 ISA Extensions Experiments for MPEG Encoding Acceleration

View more

FAQS