ISSN: 0272-1732

Journal Home

Journal Guideline

IEEE Micro Q2 Unclaimed

IEEE Computer Society United States

Unfortunately this journal has not been claimed yet. For this reason, some information may be unavailable.

IEEE Micro is a journal indexed in SJR in Software and Electrical and Electronic Engineering with an H index of 99. It has an SJR impact factor of 0,722 and it has a best quartile of Q2. It is published in English. It has an SJR impact factor of 0,722.

IEEE Micro focuses its scope in these topics and keywords: cache, architecture, highperformance, intel, insertion, mc, microarchitecture, microarchitectureitanium, microarchitecturenearoptimal, microcontrollerfloppy, ...

Type: Journal

Type of Copyright:

Languages: English

Open Access Policy:

Type of publications:

Publication frecuency: -

Categories: Electrical and Electronic Engineering (Q2) Hardware and Architecture (Q2) Software (Q2)

Price

- €

Inmediate OA

NPD

Embargoed OA

- €

Non OA

Metrics

0,722

SJR Impact factor

99

H Index

90

Total Docs (Last Year)

261

Total Docs (3 years)

922

Total Refs

725

Total Cites (3 years)

218

Citable Docs (3 years)

2.97

Cites/Doc (2 years)

10.24

Ref/Doc

Comments

No comments ... Be the first to comment!

Publication speed *

Review quality *

Edition and editorial team *

Institutional email or ORCID *

* The email or ORCID field is only to validate the authenticity of the comment, the identity will not be public. .

Other journals with similar parameters

Software - Practice and Experience Q2
Peer-to-Peer Networking and Applications Q2
Connection Science Q2
International Journal of Fuzzy Systems Q2
Mobile Networks and Applications Q2

Compare this journals

Aims and Scope

Best articles by citations

Hot chips and soggy software

Windows XP hacks: 100 industrial strength tips and tools [Book Review]

Is there a silicon way to intelligence?

High-Speed Packet Processing using Reconfigurable Computing

The proposed SSBLT standard doubles the VME64 transfer rate

Scaling Reverse Time Migration Performance through Reconfigurable Dataflow Engines

End-to-end performance of 10-gigabit ethernet on commodity systems

The 68040 processor. 2. Memory design and chip

The Hardware Security Behind Azure Sphere

Neurocontrol for lateral vehicle guidance

Conformance testing of VMEbus and Multibus II products

Repetitive stress injuries

SHOW MORE ARTICLES

Pygmalion: ESPRIT II project 2059, neurocomputing

Punch: web portal for running tools

Experimentation with hypercube database engines

Research and development needs for advanced vehicle control systems

Virtual reality in Japan

Figure-ground segregation using an analog VLSI chip

Addressing the challenges of advanced packaging and interconnection

A logical design tool for relational databases

Intelligent cruise control and roadside information

RST cache memory design for a highly coupled multiprocessor system

Rapid prototyping using field-programmable logic devices

HASE DLX simulation model