Journal list Promote Sponsor
verified SJR 0,725 · Q1 • database Scopus / SJR & Web of Science indexed
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
United States · Institute of Electrical and...
workspace_premium Q1 — Software lock Subscription

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems is a journal indexed in SJR in Software and Electrical and Electronic Engineering with an H index of 136. It has an SJR impact factor of 0,725 and it has a best quartile of Q1. It is published in English. It has an SJR impact factor of 0,725.

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems focuses its scope in these topics and keywords: circuit, based, approach, hardware, placement, algorithm, optimal, trees, style, test, ...

ISSN: 0278-0070
Publisher: Institute of Electrical and Electronics Engineers Inc.
Category: Software
Indexation: verifiedScopus / SJR verifiedWeb of Science
open_in_new Portal NPD menu_book Guidelines NPD
schedule CountryOfPapers database fields
SJR Impact Factor trending_up
0,725 Q1
H-index 136
Acceptance rate pie_chart
23% Selective
Source Acceptance_Rate
Time to publication hourglass_top
NPD
Field NPD
Publication cost (APC) payments
NPD Subscription
Non-OA path NPD

Metrics

Scimago and CountryOfPapers database fields

Scopus / SJR Web of Science

SJR Impact

0,725

H-index

136

Docs (year)

534

Docs 3y

1085

Total refs

19597

Cites 3y

3762

Citable 3y

1084

Cites/Doc 2y

3.4

Ref/Doc

36.7

Immediate OA

—

Embargoed OA

NPD

Non OA / Submission

—

shield Researcher voice

Name good journals. Call out predatory ones.

Share what peer review, fees, and timelines were really like. Praise fair editors. Flag APC traps, fake metrics, or spam solicitations — with facts from your submission.

Fair & fast peer review Clear APC / no surprise fees Suspected predatory Fake impact claims
rate_review Write an honest review

Researcher reviews

sentiment_dissatisfied No reviews yet — be the first to share an honest experience.
User
* Only to validate authenticity — identity is not shown publicly.

Best articles by citations

A methodology for optimal repeater insertion in pipelined interconnects

View more

Wire-sizing optimization with inductance consideration using transmission-line model

View more

Charge-based analytical model for the evaluation of power consumption in submicron CMOS buffers

View more

Broadcasting test patterns to multiple circuits

View more

Behavioral optimization using the manipulation of timing constraints

View more

An interconnect energy model considering coupling effects

View more

An improved branch and bound algorithm for exact bdd minimization

View more

An application-level synthesis methodology for multidimensional embedded processing systems

View more

Addressing useless test data in core-based system-on-a-chip test

View more

A Polynomial Time-Optimal Diode Insertion/Routing Algorithm for Fixing Antenna Problem

View more

A physics-based semiconductor noise model suitable for efficient numerical implementation

View more

A parallel transparent BIST method for embedded memory arrays by tolerating redundant operations

View more
SHOW MORE ARTICLES

A Parallel Adaptable Routing Algorithm and its Implementation on a Two-Dimensional Array Processor

View more

"Comments on ""Handling soft modules in general nonslicing floorplan using Lagrangian relaxation"

View more

A Library Compatible Driver Output Model forOn-Chip RLC Transmission Lines

View more

A High-Efficiency Strongly Self-Checking Asynchronous Datapath

View more

A Hardware Generator for SORN Arithmetic

View more

A fast technique based on perfectly matched layers for the full-wave solution of 2-d dispersive microstrip lines

View more

A fanout optimization algorithm based on the effort delay model

View more

A discretization scheme that allows coarse grid-spacing in finite-difference process simulation

View more

A Design-Time Method for Building Cost-Effective Run-Time Power Monitoring

View more

A BIST scheme for RTL circuits based on symbolic testability analysis

View more

A behavioral model of a 1.8-V flash A/D converter based on device parameters

View more

2-D CA Variation With Asymmetric Neighborship for Pseudorandom Number Generation

View more

FAQs