Default: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

ISSN: 0278-0070

Journal Home

Journal Guideline

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Q2 Unclaimed

Institute of Electrical and Electronics Engineers Inc. United States
Unfortunately this journal has not been claimed yet. For this reason, some information may be unavailable.

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems is a journal indexed in SJR in Software and Electrical and Electronic Engineering with an H index of 119. It has an SJR impact factor of 0,556 and it has a best quartile of Q2. It is published in English. It has an SJR impact factor of 0,556.

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems focuses its scope in these topics and keywords: circuit, algorithm, trees, based, style, hardware, placement, optimal, test, approach, ...

Type: Journal

Type of Copyright:

Languages: English

Open Access Policy:

Type of publications:

Publication frecuency: -

Price

- €

Inmediate OA

NPD

Embargoed OA

- €

Non OA

Metrics

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

0,556

SJR Impact factor

119

H Index

536

Total Docs (Last Year)

633

Total Docs (3 years)

15952

Total Refs

2324

Total Cites (3 years)

622

Citable Docs (3 years)

3,87

Cites/Doc (2 years)

29,76

Ref/Doc

Comments

No comments ... Be the first to comment!

Aims and Scope


circuit, algorithm, trees, based, style, hardware, placement, optimal, test, approach, efficient, embedded, hybrid, ic, identifying, incomplete, dropletbased, determining, designs, areaefficient, automatic, bayesian, layoutsmodeling, comparisontimingdriven, compiledcode, compression, controlling, correlated, d, decompositioncompact,



Best articles by citations

On-chip interconnect modeling by wire duplication

View more

OSFA: A New Paradigm of Aging Aware Gate-Sizing for Power/Performance Optimizations Under Multiple Operating Conditions

View more

Concurrent Task Scheduling and Dynamic Voltage and Frequency Scaling in a Real-Time Embedded System With Energy Harvesting

View more

Transient sensitivity computation in controlled explicit piecewise linear simulation

View more

Identification of Error-Capturing Scan Cells in Scan-BIST With Applications to System-on-Chip

View more

Estimation of signal transition activity in FIR filters implemented by a MAC architecture

View more

Optimizing Designs Using the Additionof Deflection Operations

View more

Global optimization for digital MOS circuits performance

View more

Extraction of Two-Node Bridges From Large Industrial Circuits

View more

ESDInspector: A New Layout-Level ESD Protection Circuitry Design Verification Tool Using a Smart-Parametric Checking Mechanism

View more

Constrained Test Generation for Embedded Synchronous Sequential Circuits With Serial-Input Access

View more

An application-level synthesis methodology for multidimensional embedded processing systems

View more
SHOW MORE ARTICLES

A discretization scheme that allows coarse grid-spacing in finite-difference process simulation

View more

Improved integral formulations for fast 3-D method-of-moments solvers

View more

A Hardware Generator for SORN Arithmetic

View more

Simultaneous Driver Sizing and Buffer Insertion Usinga Delay Penalty Estimation Technique

View more

GLFSR-a new test pattern generator for built-in-self-test

View more

Sibling-substitution-based BDD minimization using don't cares

View more

Detailed Placement Algorithm for VLSI Design With Double-Row Height Standard Cells

View more

Network Flow Techniques for Dynamic Voltage Scaling in Hard Real-Time Systems

View more

A Design-Time Method for Building Cost-Effective Run-Time Power Monitoring

View more

A Polynomial Time-Optimal Diode Insertion/Routing Algorithm for Fixing Antenna Problem

View more

An interconnect energy model considering coupling effects

View more

A fast technique based on perfectly matched layers for the full-wave solution of 2-d dispersive microstrip lines

View more

FAQS