IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems is a journal indexed in SJR in Software and Electrical and Electronic Engineering with an H index of 136. It has an SJR impact factor of 0,725 and it has a best quartile of Q1. It is published in English. It has an SJR impact factor of 0,725.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems focuses its scope in these topics and keywords: circuit, based, approach, hardware, placement, algorithm, optimal, trees, style, test, ...
Metrics
Scimago and CountryOfPapers database fields
SJR Impact
0,725
H-index
136
Docs (year)
534
Docs 3y
1085
Total refs
19597
Cites 3y
3762
Citable 3y
1084
Cites/Doc 2y
3.4
Ref/Doc
36.7
Immediate OA
—
Embargoed OA
NPD
Non OA / Submission
—
Name good journals. Call out predatory ones.
Share what peer review, fees, and timelines were really like. Praise fair editors. Flag APC traps, fake metrics, or spam solicitations — with facts from your submission.
Researcher reviews
Best articles by citations
A methodology for optimal repeater insertion in pipelined interconnects
View moreWire-sizing optimization with inductance consideration using transmission-line model
View moreCharge-based analytical model for the evaluation of power consumption in submicron CMOS buffers
View moreBroadcasting test patterns to multiple circuits
View moreBehavioral optimization using the manipulation of timing constraints
View moreAn interconnect energy model considering coupling effects
View moreAn improved branch and bound algorithm for exact bdd minimization
View moreAn application-level synthesis methodology for multidimensional embedded processing systems
View moreAddressing useless test data in core-based system-on-a-chip test
View moreA Polynomial Time-Optimal Diode Insertion/Routing Algorithm for Fixing Antenna Problem
View moreA physics-based semiconductor noise model suitable for efficient numerical implementation
View moreA parallel transparent BIST method for embedded memory arrays by tolerating redundant operations
View moreA Parallel Adaptable Routing Algorithm and its Implementation on a Two-Dimensional Array Processor
View more"Comments on ""Handling soft modules in general nonslicing floorplan using Lagrangian relaxation"
View moreA Library Compatible Driver Output Model forOn-Chip RLC Transmission Lines
View moreA High-Efficiency Strongly Self-Checking Asynchronous Datapath
View moreA Hardware Generator for SORN Arithmetic
View moreA fast technique based on perfectly matched layers for the full-wave solution of 2-d dispersive microstrip lines
View moreA fanout optimization algorithm based on the effort delay model
View moreA discretization scheme that allows coarse grid-spacing in finite-difference process simulation
View moreA Design-Time Method for Building Cost-Effective Run-Time Power Monitoring
View moreA BIST scheme for RTL circuits based on symbolic testability analysis
View moreA behavioral model of a 1.8-V flash A/D converter based on device parameters
View more2-D CA Variation With Asymmetric Neighborship for Pseudorandom Number Generation
View more